¢À ºÎ·Ï CD-ROM Á¦°ø ¢À ÁÖ¿ä³»¿ë ¢À Xilinx FPGA¸¦ ÀÌ¿ëÇÑ Digital Circuit Design ¹× IC ±¸ÇöÀ» À§ÇØ Ãʺ¸ÀÚ¿¡¼ºÎÅÍ Àü¹®°¡±îÁö Ä£ÀýÇÑ °¡ÀÌµå ¿ªÇÒÀ» ÃæºÐÈ÷ ¼öÇàÇÒ °ÍÀÌ´Ù. ¾ÕÀ¸·Î BESTKit ȯ°æ°ú Xilinx ChipÀ» È°¿ëÇÏ¿© Digital ȸ·Î ¼³°èÀÇ ´Ù¾çÇÑ ½Ãµµ°¡ °¡´ÉÇϹǷΠ¸¹Àº ¿¬±¸¿ø ¹× Çлý µî¿¡°Ô º¸´Ù âÀÇÀûÀÌ°í ¹ßÀüµÈ ½Ã½ºÅÛ ±¸ÇöÀÌ ½±°Ô ¼öÇàµÉ °ÍÀ¸·Î ±â´ëÇÑ´Ù.BestKit-GUI:Setup.exe¸¦ ½ÇÇàÇÔÀ¸·Î BestKit ProgramÀ» ¼³Ä¡ÇÑ´Ù. BestKit-Exm:Ã¥ 5Àå¿¡ ¼Ò°³µÇ´Â ¿¹Á¦µé¿¡ ´ëÇÑ È¸·Îµµ¿Í bit file Æ÷ÇÔ. ¢À Â÷·Ê ¢À Á¦1Àå Digital System & ASIC Design 1.1 Digital System°ú IC ¼³°è 1.2 Programmable AsicÀ» À§ÇÑ FPGA Á¦2Àå Xilinx FPGAÀÇ ±¸Á¶ 2.1 FPGA ±¸¼º ¿ä¼Ò 2.2 Configuration memory 2.3 I/O Block(IOB) 2.4 Configurable Logic Block(CLB) 2.5 Programable Interconnect 2.6 XilinxÀÇ configuration Á¦3Àå Xilinx tutorial Guide 3.1 ȸ·Î¼³°è 3.1.1 Schematic Design 3.1.1.1 Sheet Size ¼³Á¤ 3.1.1.2 °¢ ¾ÆÀÌÄÜ¿¡ ´ëÇÑ ¼³¸í 3.1.1.3 SymbolÀÇ ÀÛ¼º 3.1.2 ½ÇÀü ¿¬½À 3.1.2.1 New Sheet 3.1.2.2 SymbolÀÇ ¹èÄ¡ 3.1.2.3 Bus ±×¸®±â 3.1.2.4 Wire ±×¸®±â(Netting) 3.1.2.5 I/O TerminalÀÇ ¿¬°á 3.2 Simulation 3.2.1 Simulator WindowÀÇ ±â´É 3.2.1.1 Main Menu 3.2.1.2 Simulator toolbar 3.2.1.3. Waveform Viewer Window 3.2.2 StimulatorÀÇ »ç¿ë¹ý 3.2.3 Breakpoint Edit 3.2.3.1 States¿¡ ´ëÇÑ ¼³¸í 3.2.3.2 Breakpoint Edit¿¡ ´ëÇÑ ¼³¸í 3.2.4 Simulator¿¡¼ Probe ¼±ÅÃÇϱâ 3.2.4.1 Component Selection for Waveform Viewer 3.2.5 ½ÇÀü ¿¬½À 3.2.5.1 MOD6 Simulation Çϱâ 3.2.5.2 MOD10 Simulation Çϱâ 3.2.5.3 BCD12 Simulation Çϱâ 3.2.5.4 Watch Simulation Çϱâ 3.3 PLD ±¸Çö 3.3.1 Implement 3.3.1.1 Design Manager Fundamentals 3.3.1.2 Flow Engine Fundamentals 3.3.1.3 ImplementÀÇ ¿¹ 3.3.2 PROM Data ÆÄÀÏ ¸¸µé±â 3.3.2.1 PROM File FormatterÀÇ Menu 3.3.2.2 Split PROM 3.3.2.3 PROM Properties 3.3.3 Download 3.3.3.1 Xchecker cableÀ» ÀÌ¿ëÇÑ Download 3.3.3.2 Parallel port¸¦ ÀÌ¿ëÇÑ Download 3.3.3.3 PROMÀ¸·ÎÀÇ Download 3.4 HDL ¼³°è 3.4.1 FPGA Express 3.4.1.1 VHDL code¿Í ProjectÀÇ »ý¼º ¹× Analyze 3.4.1.2 Synthesis 3.4.1.3 Design constraintsÀÇ ÀÔ·Â 3.4.1.4 Optimization 3.4.1.5 Timing analyze 3.4.1.6 OptimizeµÈ FPGA netlist¿Í reportÀÇ »ý¼º 3.4.2 Schematic editor¿¡¼ÀÇ »ç¿ë 3.4.3 Simulation¿¡¼ÀÇ »ç¿ë 3.4.4 Configuration fileÀÇ »ý¼º Á¦4Àå Board Implementation 4.1 ¼Ò°³ 4.1.1 System ¼Ò°³ 4.1.2 System Feature 4.2 System Installation 4.2.1 Hardware(System Configuration) 4.2.2 Software Setup 4.3 System Operating 4.3.1 BESTKit(Hardware Operating) 4.3.2 BESTKit(Software Operating) Xilinx FPGA chip I/O pin Description 1. Configuration Mode 2. Pin Description 3. Á¦ÇѵÇÁö ¾ÊÀº »ç¿ëÀÚ Á¤ÀÇ I/OÇɵé Á¦5Àå Xilinx Foundation Express¸¦ ÀÌ¿ëÇÑ ½Ã½ºÅÛ ¼³°è ½Ç½À 5.1 Basic Digital Logic 5.2 Combinational Logic Design 5.2.1 Combinational Logic Design Principles 5.2.2 Decoders 5.2.3 Three-state Buffers 5.2.4 Multiplexers 5.2.5 Comparators 5.2.6 Adders 5.3 Sequential Logic Design 5.3.1 Sequential Logic Design Principles 5.3.2 Latches and Flip-Flops 5.3.3 Counters 5.3.4 Shift Registers 5.4 Digital Clock Design
¢À ºÎ·Ï CD-ROM Á¦°ø
Xilinx FPGA¸¦ ÀÌ¿ëÇÑ Digital Circuit Design ¹× IC ±¸ÇöÀ» À§ÇØ Ãʺ¸ÀÚ¿¡¼ºÎÅÍ Àü¹®°¡±îÁö Ä£ÀýÇÑ °¡ÀÌµå ¿ªÇÒÀ» ÃæºÐÈ÷ ¼öÇàÇÒ °ÍÀÌ´Ù. ¾ÕÀ¸·Î BESTKit ȯ°æ°ú Xilinx ChipÀ» È°¿ëÇÏ¿© Digital ȸ·Î ¼³°èÀÇ ´Ù¾çÇÑ ½Ãµµ°¡ °¡´ÉÇϹǷΠ¸¹Àº ¿¬±¸¿ø ¹× Çлý µî¿¡°Ô º¸´Ù âÀÇÀûÀÌ°í ¹ßÀüµÈ ½Ã½ºÅÛ ±¸ÇöÀÌ ½±°Ô ¼öÇàµÉ °ÍÀ¸·Î ±â´ëÇÑ´Ù.BestKit-GUI:Setup.exe¸¦ ½ÇÇàÇÔÀ¸·Î BestKit ProgramÀ» ¼³Ä¡ÇÑ´Ù. BestKit-Exm:Ã¥ 5Àå¿¡ ¼Ò°³µÇ´Â ¿¹Á¦µé¿¡ ´ëÇÑ È¸·Îµµ¿Í bit file Æ÷ÇÔ. ¢À Â÷·Ê ¢À
BestKit-GUI:Setup.exe¸¦ ½ÇÇàÇÔÀ¸·Î BestKit ProgramÀ» ¼³Ä¡ÇÑ´Ù. BestKit-Exm:Ã¥ 5Àå¿¡ ¼Ò°³µÇ´Â ¿¹Á¦µé¿¡ ´ëÇÑ È¸·Îµµ¿Í bit file Æ÷ÇÔ. ¢À Â÷·Ê ¢À
Á¦1Àå Digital System & ASIC Design 1.1 Digital System°ú IC ¼³°è 1.2 Programmable AsicÀ» À§ÇÑ FPGA Á¦2Àå Xilinx FPGAÀÇ ±¸Á¶ 2.1 FPGA ±¸¼º ¿ä¼Ò 2.2 Configuration memory 2.3 I/O Block(IOB) 2.4 Configurable Logic Block(CLB) 2.5 Programable Interconnect 2.6 XilinxÀÇ configuration Á¦3Àå Xilinx tutorial Guide 3.1 ȸ·Î¼³°è 3.1.1 Schematic Design 3.1.1.1 Sheet Size ¼³Á¤ 3.1.1.2 °¢ ¾ÆÀÌÄÜ¿¡ ´ëÇÑ ¼³¸í 3.1.1.3 SymbolÀÇ ÀÛ¼º 3.1.2 ½ÇÀü ¿¬½À 3.1.2.1 New Sheet 3.1.2.2 SymbolÀÇ ¹èÄ¡ 3.1.2.3 Bus ±×¸®±â 3.1.2.4 Wire ±×¸®±â(Netting) 3.1.2.5 I/O TerminalÀÇ ¿¬°á 3.2 Simulation 3.2.1 Simulator WindowÀÇ ±â´É 3.2.1.1 Main Menu 3.2.1.2 Simulator toolbar 3.2.1.3. Waveform Viewer Window 3.2.2 StimulatorÀÇ »ç¿ë¹ý 3.2.3 Breakpoint Edit 3.2.3.1 States¿¡ ´ëÇÑ ¼³¸í 3.2.3.2 Breakpoint Edit¿¡ ´ëÇÑ ¼³¸í 3.2.4 Simulator¿¡¼ Probe ¼±ÅÃÇϱâ 3.2.4.1 Component Selection for Waveform Viewer 3.2.5 ½ÇÀü ¿¬½À 3.2.5.1 MOD6 Simulation Çϱâ 3.2.5.2 MOD10 Simulation Çϱâ 3.2.5.3 BCD12 Simulation Çϱâ 3.2.5.4 Watch Simulation Çϱâ 3.3 PLD ±¸Çö 3.3.1 Implement 3.3.1.1 Design Manager Fundamentals 3.3.1.2 Flow Engine Fundamentals 3.3.1.3 ImplementÀÇ ¿¹ 3.3.2 PROM Data ÆÄÀÏ ¸¸µé±â 3.3.2.1 PROM File FormatterÀÇ Menu 3.3.2.2 Split PROM 3.3.2.3 PROM Properties 3.3.3 Download 3.3.3.1 Xchecker cableÀ» ÀÌ¿ëÇÑ Download 3.3.3.2 Parallel port¸¦ ÀÌ¿ëÇÑ Download 3.3.3.3 PROMÀ¸·ÎÀÇ Download 3.4 HDL ¼³°è 3.4.1 FPGA Express 3.4.1.1 VHDL code¿Í ProjectÀÇ »ý¼º ¹× Analyze 3.4.1.2 Synthesis 3.4.1.3 Design constraintsÀÇ ÀÔ·Â 3.4.1.4 Optimization 3.4.1.5 Timing analyze 3.4.1.6 OptimizeµÈ FPGA netlist¿Í reportÀÇ »ý¼º 3.4.2 Schematic editor¿¡¼ÀÇ »ç¿ë 3.4.3 Simulation¿¡¼ÀÇ »ç¿ë 3.4.4 Configuration fileÀÇ »ý¼º Á¦4Àå Board Implementation 4.1 ¼Ò°³ 4.1.1 System ¼Ò°³ 4.1.2 System Feature 4.2 System Installation 4.2.1 Hardware(System Configuration) 4.2.2 Software Setup 4.3 System Operating 4.3.1 BESTKit(Hardware Operating) 4.3.2 BESTKit(Software Operating) Xilinx FPGA chip I/O pin Description 1. Configuration Mode 2. Pin Description 3. Á¦ÇѵÇÁö ¾ÊÀº »ç¿ëÀÚ Á¤ÀÇ I/OÇɵé Á¦5Àå Xilinx Foundation Express¸¦ ÀÌ¿ëÇÑ ½Ã½ºÅÛ ¼³°è ½Ç½À 5.1 Basic Digital Logic 5.2 Combinational Logic Design 5.2.1 Combinational Logic Design Principles 5.2.2 Decoders 5.2.3 Three-state Buffers 5.2.4 Multiplexers 5.2.5 Comparators 5.2.6 Adders 5.3 Sequential Logic Design 5.3.1 Sequential Logic Design Principles 5.3.2 Latches and Flip-Flops 5.3.3 Counters 5.3.4 Shift Registers 5.4 Digital Clock Design